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Abstract — This article provides a scalable parallel 
approach of an iterative LDPC decoder. The proposed 
approach can be implemented in applications supporting 
massive parallel computing. The proposed mapping is suitable 
for decoding any irregular LDPC code without the limitation 
of the maximum node degree. The implementation of the 
LDPC decoder with the use the OpenCL and CUDA 
frameworks is discussed and a performance evaluation is 
given at the end of this contribution.   
Keywords — Error correction, GPU, LDPC, parallel 
decoder. 
I. INTRODUCTION 
INCE Shannon's work, the topic of error detection and 
error correction codes, related to channel coding, has 
seen significant growth. The first serious discussion of error 
correction codes emerged in Hamming's work in 1950 [1], 
where Hamming provided a method for the correction of 
single and the detection of double bit errors with minimum 
redundancy being added to the transmitted data. Since the 
second half of the 20th century, error correction codes have 
attracted much attention in research work and have been 
utilized in many applications, including deep space 
photography transmission, television broadcasting services, 
Ethernet, wireless communication networks, and other 
signal processing applications. 
This paper provides a parallel approach of an iterative 
Low Density Parity Check (LDPC) [2], [5] decoder. The 
presented parallel approach can be implemented in 
platforms allowing massive parallel computing, such as 
Graphics Processing Units (GPUs), Field Programmable 
Gate Arrays (FPGAs), and computer data storages. The 
proposed approach is not limited to certain families of 
LDPC codes, but it supports decoding of any irregular 
LDPC code, and the maximum node degree is not limited. 
Benchmarks of the LDPC decoder implemented using Open 
Computing Language (OpenCL) [7] and Compute Unified 
Device Architecture (CUDA) [8] frameworks are discussed 
and a performance comparison is given at the end of this 
contribution. 
Inspired by various comparisons between the OpenCL 
and CUDA applications from different fields of research, e. 
g. [10]–[12], we developed parallel algorithms for LDPC 
decoding using OpenCL, CUDA and other parallel 
processing systems. Several contributions published so far 
deal with a general comparison of OpenCL and CUDA [9] 
and with fitting the LDPC decoder on GPU platform [13]–
[20]. However, the decoders are mostly limited to 
applications with some families of LDPC codes or bounded 
with the maximum node degree in the associated Tanner 
graph [6]. The proposed parallel approach is suitable for 
decoding any irregular LDPC code without the bound in 
terms of the maximum node degree. 
This contribution can be easily used as a tutorial for 
implementing an irregular LDPC decoder as well as a 
general parallel approach for additional optimizations in 
order to make further accelerations. The parallel decoding 
approach is suitable for fast decoders implemented in 
GPUs. It is also highly applicable for accelerating bit error 
rate simulations used in designing new LDPC codes. 
II. LDPC 
Introduction 
LDPC codes are becoming increasingly difficult to 
ignore in novel signal processing systems due to their 
excellent performance at long codeword lengths [21]. 
Compared to other codes, they provide better generalization 
and scalability to various lengths and redundancies. 
Although the number of applications with LDPC codes has 
grown significantly with the increasing speed of computing 
resources, decoding is still a computationally intensive task, 
which limits the deployability of non-approximated 
decoding algorithms for medium and long block length 
codes. However, the decoding can be accelerated 
significantly with the use of parallel multicore computing 
architectures.  
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Basic definitions 
In this section, we provide basic mathematical definitions 
related to channel coding and their associations to LDPC 
codes and the presented parallel decoder. 
Let C = (n, k) be a linear block code, where the number 
of code bits is denoted as n and the number of information 
bits is denoted as k. The information vector of k bits is 
denoted as m and the kn generator matrix is denoted as G. 
The codeword c is given by c=mG, which is encoding. The 
parity-check matrix associated with the code C is denoted 
as H. Any vector v is a codeword if and only if vHT=0. The 
product of the multiplication vHT is called the syndrome s. 
If the parity-check matrix H of code C is sparse, the code C 
is said to be the Low-Density Parity-Check (LDPC) code.  
The Tanner graph is a bipartite graph of sets of variable 
nodes and check nodes defined by the parity-check matrix 
H. If the element Hi,j = 1 (i corresponds to the row, while j 
corresponds to the column of the matrix  H), an edge occurs 
between the check node ci and the variable node vj. The 
Tanner graph is used for LDPC decoding, which is briefly 
described in the following section. 
The vector of check nodes connected with the j-th 
variable node is denoted as Mj be and the vector of variable 
nodes connected with the i-th check node is denoted as Ni. 
 1H}{ ,  jij iM  (1) 
 1H}{ ,  jii jN  (2) 
Decoding 
Decoding is a method for correcting errors in a corrupted 
codeword and the device performing decoding is called the 
decoder. The output of the decoder is usually called the 
estimation c . 
Soft-decision decoding, including the Sum-Product (SP) 
algorithm [5] and its derivations, is supposed for the 
implementation of the LDPC decoder and related 
benchmarks in this article. 
Soft decision LDPC decoding is an iterative process of 
passing values as messages in the Tanner graph through its 
edges. An estimation of the codeword is calculated after 
finishing each iteration and if the estimation is a codeword 
of the LDPC code, decoding is stopped. If a codeword is not 
found after a certain number of iterations (typically 5-100), 
decoding is terminated as unsuccessful. 
Although the number of operations needed to be 
performed grows with the number of edges in the graph, the 
algorithm can be accelerated when deployed on massive 
parallel architectures. Moreover, the potential acceleration 
achieved by the parallelization of calculations grows with 
the number of edges in the graph, because more values can 
be calculated simultaneously. This can lead to interesting 
applications for long block length codes providing excellent 
error correcting capabilities. 
Messages outgoing from one set of nodes are calculated 
with the use of the incoming values from the opposite set of 
nodes. Edges are used as interfaces for passing messages 
between the set of variable nodes and the set of check nodes, 
while each message outgoing from a node is passed through 
an edge. Each message outgoing from a node in the Tanner 
graph depends on the incoming messages from the 
connected nodes excluding the value received from the 
node which is the destination node. The process is 
illustrated in the following example. As can be seen in 
Fig. 1, the variable node v0 is connected with check nodes 
c0, c2, c3, c5. Considering the calculation of the value being 
passed from v0 to c0, the value depends on the incoming 
values from the nodes c2, c3 and c5. In the second half of an 
iteration, the value being passed from c3 to v0 depends on 
the incoming values from v4, v11, v12.  
Some our related work includes [24]-[26]. 
III. PARALLELIZATION OF LDPC DECODING USING GPU 
Introduction 
In recent years, there has been an increasing interest in 
implementing LDPC decoders in a wide variety of hardware 
architectures, including GPU. Several contributions deal 
with fitting the decoder on parallel architectures with the 
use of OpenCL or CUDA frameworks and discuss the 
benchmarks [13]-[20]. However, work reviewed so far 
deals mostly with some families of LDPC codes and the 
application of parallel decoders is limited. In this article, we 
propose a general parallel approach for the decoder of any 
irregular LDPC code. The proposed approach divides 
calculations into a scalable number of threads. Each thread 
performs the calculation of the value outgoing through the 
edge, which is associated with the thread itself (edge-level 
parallelization). The approach was chosen because of its 
suitability for any irregular LDPC matrices, scalability for 
any code block lengths and deployablity on many hardware 
architectures. It is also convenient for derived algorithms 
for LDPC decoding, such as Min-Sum (MS) or adaptive 
MS. In the previous work dealing with the parallel LDPC 
decoding, the calculations are mostly divided on the level 
of rows and columns of the parity-check matrices.  
 
 
Fig. 1. The Tanner graph of the LDPC (14,7) code. The first half of the iteration - from variable nodes to check nodes. 
Values used for the calculation of the message between v0 and c3 are highlighted (left picture).  The second half of the 
iteration - from check nodes to variable nodes. Values used for the calculation of the message between c3 and v0 are 
highlighted. 
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Fig. 2. Parity-check matrix and the principle of the 
parallelization. 
Our approach 
In this section, we describe the approach of the edge-level 
parallelization used for the LDPC decoder. The principle is 
also shown in the illustrated example supported by 
consistent figures associated with the same LDPC (14,7) 
code. 
Considering the code given by the parity-check matrix 
(Fig. 2) and the associated Tanner graph (Fig. 1), we define 
the following arrays used as address iterators for the parallel 
message passing algorithm (described in Algorithm 1): 
 a sorted m-tuple of variable nodes v=(v0, …, vm) 
starting with the lowest index and associated 
tuple of check nodes  c = (c0,…,cm), such i,j : 
Hi,j = 1 and ),0[),,0[ njkni  ; then, 
(ci,vj) unequivocally defines an edge in the 
Tanner graph; n is the number of variable nodes 
and (n–k) is the number of check nodes 
 m-tuple of edges
|)|,2,1,0(),...,( 0 ce  mee  
 m-tuple of connected ),...,( 0 mttt  with a 
variable node vk; then, v kkk vvt |,}{| , and 
}1,...,1,0{  mk  
 m-tuple of starting positions ),...,( 0 msss  for 
iterating in order to calculate the value passed 
through the edge ek; v) kkkk vvs ,(minarg  
 m-tuple ),...,( 0 muuu  of relative positions of 
the ek associated with the connected node vk; 
|,:)(| kqqk vvkqvku   
The arrays defined above are used as address iterators for 
calculations of messages outgoing from variable nodes to 
check nodes (the first half of the iteration). We also show 
the arrays in the illustrative example. Supposing the code 
(14,7) given by the parity-check matrix in Fig. 2, the arrays 
derived by the principle described above are shown in 
Table I. The first half of the iteration of the LDPC decoding 
process calculates the values passed from the variable nodes 
to the check nodes. With the use of the array iterators we 
can perform such calculations without any complicated 
operations with array indices. The pseudo code is shown in 
Algorithm 1. The local index of the thread  (according to 
the OpenCL terminology) is denoted as lid and the number 
of synchronized threads working in parallel is denoted as 
lgsize. 
Algorithm 1: Message passing 
 
Because all threads performing the calculations have to 
be synchronized after they finish writing in the memory and 
the number of synchronizable threads is strictly limited (e. 
g. 1024), the calculations are divided into several steps 
(pages) if necessary. This is when the number of edges is 
greater than the lgsize variable. An illustrative example for 
12 synchronizable threads is shown in Fig. 2. 
The arrays used for messages outgoing from the check 
nodes to the variable nodes are derived similarly. Keeping 
of the unique edge identifier (ci, vj) and associated edge 
index ek, the arrays c, v, e are sorted starting with the lowest 
check node index and other arrays are derived considering 
the messages outgoing from the check nodes. Such arrays 
are then denoted as ustvce ,,,,,  in the following 
descriptions. As a demonstrative example, the arrays for the 
second half of the iteration are shown in Table II.  
The messages being passed from the variable nodes to the 
check nodes are denoted as q and the messages being passed 
from check nodes to variable nodes are denoted as r. The 
initial messages outgoing from variable to check nodes are 
given as qj = pvj , where j  [0; |e| ) , vj is the index of the 
associated variable node and pj is calculated based on the 
received data and channel parameters [5].  
The proposed parallel calculation of the estimation and 
the parallel calculation of the syndrome are listed in 
Algorithms 2 and 3.
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IV. OPENCL AND CUDA IMPLEMENTATION 
The OpenCL is an open standard for parallel 
programming using the different computational devices, 
such as CPU, GPU, or FPGA. It provides a programming 
language based on the C99 standard. Unlike the OpenCL, 
CUDA is only for NVIDIA devices starting from G80 series 
(so called CUDA-enabled GPUs). When implementing an 
algorithm on GPU platform using the OpenCL or CUDA 
frameworks, two main issues have to be considered: 
 size of the local memory (OpenCL) or shared 
memory (CUDA), 
 size of the working group (OpenCL) or block size 
(CUDA). 
Generally, the largest allocable size, typically in 
gigabytes for current devices, is located in the global 
memory. However, a higher speed is provided by the local 
memory. 
 
Algorithm 2: Calculating the estimation 
 
 
Algorithm 3: Message passing 
 
 
The threads are split into working groups and they can be 
synchronized only among other threads at the same working 
group. The size of the working groups is strictly limited 
(typically 1024). 
Both frameworks process two types of the code -  host 
(runtime), running serially on CPU, and kernel (device), 
running parallely on GPU. The kernel is executed by the 
host. Because the kernel function has to be considered as a 
function running in parallel, each thread has its own unique 
identifier - the combination of global ID and local ID 
(denoted as lid in the algorithm listings) in OpenCL or the 
combination of thread ID and block ID in CUDA. The IDs 
can be recalculated vice versa. 
V. RESULTS 
Developed algorithms for LDPC decoding were run on 
NVIDIA Tesla K40 (Atlas) and Intel Xeon E5-2695v2 
platforms [24]. The NVIDIA device contains 2880 CUDA 
cores and runs at 745 MHz. The peak performance for 
double precision computations with floating point is 1.43 
Tflops. The clock frequency of the Intel Xeon CPU is 2.4 
GHz. All measurements include the time required for 
random generation, realized by the Xorshift+ algorithm and 
the Box-Muller transform. 
Benchmarks (Figs. 3 and 4, Table III) were performed 
through the calculation of the Bit Error Rate at Eb / N0 = 
2dB for a code given by the NASA CCSDS standard [23] 
and its protographically expanded derivations [4]. Based on 
the results obtained from NVIDIA Tesla K80, we got a 
slightly better performance with the use of the CUDA 
framework. Compared to the CPU implementation run on 
Intel Xeon, the acceleration grows with the size of working 
groups and the number of decoders running in parallel to 
the limit of the device. 
GPUs become very effective for longer block length 
codes, as also shown in Table III. The ratio between CPU 
(C++ compiler with O3 optimization) and GPU was 25 for 
a code of 262144 bits (Fig. 4). 
VI. CONCLUSIONS 
In this paper, we have provided a general parallel 
approach for decoding any irregular LDPC code, without 
the limitation for specific types of LDPC codes (including 
the common limit of the maximum node degree). 
Benchmarks for the OpenCL and CUDA approaches were 
performed on the CCSDS (256,128) standard and its 
protographically expanded derivations [3], [4]. The results 
were compared against the C++ implementation. 
The acceleration was shown to be up to 22 times 
compared against the C++ implementation compiled with 
the O3 optimization, and up to 58 times compared against 
the C++ implementation without the optimization. To keep 
the generality, no simplifications in the decoding algorithm 
were applied and the experimental evaluation was 
performed with the use of the global memory. For further 
acceleration, several tasks can be considered, i. e. usage of 
the local memory, variables with a lower precision, look-up 
tables, or modifications of the algorithm for certain families 
of LDPC codes. For example, by moving the part of 
variables in the local (shared) memory, the decoder works 
approximately 40% faster in our experience. However, it 
was not possible to decode longer codewords because of the 
size limitations (240 kB of the local memory per working 
group for the used devices). 
Another possibility for greater optimization could be the 
parallelization of less computationally intensive functions. 
After applying parallel algorithms for passing messages, 
calculating the syndrome and the estimation, the most serial 
time-consuming operation is checking syndrome for all 
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zero equality (approximately 34% of the decoding function 
in our experience). 
Because the OpenCL framework has found utilization in 
programming FPGA-based systems [22], the proposed 
algorithms and their potential modifications can be easily 
used in such devices.  
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